Loss Distribution Analysis of a Three-Port Converter for Low-Power Stand-Alone Light-to-Light Systems by Mira Albert, Maria del Carmen et al.
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 18, 2017
Loss Distribution Analysis of a Three-Port Converter for Low-Power Stand-Alone Light-
to-Light Systems
Mira Albert, Maria del Carmen; Knott, Arnold; Andersen, Michael A. E.
Published in:
Proceedings of the 18th Conference on Power Electronics and Application
Link to article, DOI:
10.1109/EPE.2016.7695630
Publication date:
2016
Document Version
Peer reviewed version
Link back to DTU Orbit
Citation (APA):
Mira Albert, M. D. C., Knott, A., & Andersen, M. A. E. (2016). Loss Distribution Analysis of a Three-Port
Converter for Low-Power Stand-Alone Light-to-Light Systems. In Proceedings of the 18th Conference on Power
Electronics and Application IEEE. DOI: 10.1109/EPE.2016.7695630
Loss Distribution Analysis of a Three-Port Converter for Low-Power
Stand-Alone Light-to-Light Systems
Maria C. Mira, Arnold Knott, Michael A. E. Andersen
Dept. Electrical Engineering, Technical University of Denmark
Elektrovej, 325
Kongens Lyngby, Denmark
Email: mmial@elektro.dtu.dk, akn@elektro.dtu.dk, ma@elektro.dtu.dk
URL: http://www.ele.elektro.dtu.dk/
Keywords
Three-Port Converter (TPC), photovoltaic (PV), light-emitting diode (LED), stand-
alone, high efficiency.
Abstract
In locations far from the equator achieving high conversion efficiency in low-power solar systems is
challenging due to low solar irradiance levels. This paper presents a high efficiency three-port converter
(TPC) for light-to-light (LtL) applications where no direct solar conversion is required. The separation
of the power flows allows to replace the conventional solution of two cascaded converters into a single
structure with shared components. A loss distribution analysis of the proposed structure is performed,
which shows very good match with the experimental results. A prototype of the TPC demonstrates high
efficiency in both power flow paths. At low irradiation level, the photovoltaic to battery stage shows a
peak efficiency of 99.1 % at at 1.5 W output power and the LED driver stage presents a peak efficiency
of 97.3 % at 3 W output power.
Introduction
Renewable energy systems play an important role in order to overcome carbon dioxide emissions (CO2)
and fossil fuel resources depletion. Furthermore, due to the ability to generate off-grid electricity, sus-
tainable energy systems have attracted research interest in the last decades [1]. Switched-mode power
supplies (SMPS) are a key part of the integration of renewable energy systems due to the importance
of high energy conversion [2]. Solar energy is one of the major renewable energy sources because it is
unlimited, clean and free. However, because of the intermittent nature of the energy source, solar sys-
tems need to be combined with an energy storage element. The energy storage turns the assembly into a
stand-alone system, which is very useful to power up systems both at remote locations and in the urban
environment, completely eliminating the cost of cabling and construction.
The application under analysis is a light-to-light (LtL) solar powered LED lighting system. Photovoltaic
(PV) technology converts the sunlight into electricity, and the generated output power depends on the
amount of solar irradiation, which strongly depends on the location and the weather conditions. This is
particularly a drawback during winter in northern latitudes, where the length of the day is short and the
amount of solar irradiation is very low, as it can be observed in Fig. 1 where the annual solar irradiance
pattern in a northern latitude is shown [3]. This fact together with the low energy conversion efficiency
of PV panels, which is around 18-20 % for multicrystalline Silicon (Si) cells [4], makes high efficiency
conversion a critical aspect especially in solar powered applications.
Light-emitting diode (LED) technology is gradually replacing conventional lighting systems towards
solid-state lighting (SSL) systems due to significantly higher luminous efficacy and longer lifetime [5, 6].
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Fig. 1: Annual solar irradiation pattern in a northern latitude [3].
To provide sufficient output illumination single LEDs are combined into arrays to form LED lamps. In
high-brightness applications, series connection is usually adopted in order to avoid mismatch in the
current of parallel connected LEDs [7, 8, 9] due to devices characteristic I–V curve and temperature
variation. Moreover, due to the phenomenon known as efficiency droop, where LED efficacy decays at
high current values, in order to achieve high luminous efficiency, LED strings are typically driven at a
low current level, which increases the number of required LEDs for the same luminous output. In low-
voltage low-power stand-alone battery applications, these two characteristics makes necessary a high
step-up power converter in order to drive a large number of series-connected LEDs.
In locations far from the equator, low-power photovoltaic systems are challenging due to the intrinsic
limitations of the geographic location. This paper presents a high efficiency TPC to interconnect with
PV panels, energy storage and LEDs for street lightning applications, where no direct solar conversion is
required. In order to investigate each component contribution to the total loss, a loss distribution analysis
is performed and the theoretical results are compared to the experimental efficiency measurements.
System Specifications
The input port of the LtL system is composed of two PV panels connected in parallel with a maximum
power of Pmp = 10.92 W , Vmp = 6.50 V , Imp = 1.68 A , Voc = 8.10 V , Isc = 1.86 A. Fig. 2a and Fig. 2b
shows the characteristic I–V and P–V curves of the PV panels as a function of the irradiation level (G),
where the maximum power point (MPP) is highlighted. The photogenerated current of a PV cell is
proportional to the irradiation level, consequently, the generated output power strongly depends on the
irradiation level; on the other hand, the voltage at the MPP presents small variations with irradiation
changes, as it can be observed in Fig. 2a and Fig. 2b. As energy storage, a lithium-ion (Li-ion) battery is
used at the bidirectional port with a nominal voltage of Vbat = 3.6 V and 4.5 Ah capacity. At the output
port 8 series-connected XP-E high efficiency white LEDs from Cree are used.
In the low-power system under study, it is important to avoid any voltage drop, and therefore the use of
diodes in the power flow path. Non-isolated TPC topologies for renewable energy systems have been
presented [10, 11, 12, 13, 14]. These type of implementations need additional switches and diodes in
order to configure the power flow path among the three ports. Since the application under study is a night
street lighting structure, no direct sunlight conversion is required. This allows the sequential separation
of the energy flows from the PV source to the battery and from the battery to the LED lighting. As a
result, the conventional solution of two cascaded converters [15, 16, 17] can be combined into a single
structure with shared components as shown in Fig. 3a. Magnetic components play an important role on
the converter size, price and weight. The proposed topology is a combination of two converters where
the magnetic component is shared between the two operation modes by reconfiguring the power flow
path depending on the availability of the energy source. Fig. 3b shows the schematic of the proposed
stand-alone LtL system and Fig. 4a and Fig. 4b show the circuit configuration for the two energy flows.
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Fig. 2: PV characteristic curves for difference irradiations (G) levels (a) I–V. (b) P–V.
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Fig. 3: Low-power stand-alone PV-LED LtL system. (a) block diagram. (b) schematic.
VPV
Vbat
L1A L1B
M1
M2
M3
M4
C1
C2 C3 VLEDM5
1: n
+ -
Ibat
vL1A
iL
+ -vL1B
iL1B ILED1A
(a)
VPV
Vbat
L1A L1B
M1
M2
M3
M4
C1
C2 C3 VLEDM5
1: n
+ -
Ibat
vL1A
iL1A
+ -vL1B
iL1B ILED
(b)
Fig. 4: Schematic of low-power stand-alone LtL system (a) (a) PV panel to battery port power flow: buck
mode (b) battery port to LED power flow: tapped boost mode.
M5 and M4 control the power flow direction depending on the availability of the solar energy. When the
renewable energy source is available, the system operates as a synchronous buck converter, as shown
inFig. 4a. During the night time, the structure is configured as synchronous tapped-boost converter, as
shown in Fig. 4b, to provide the high step-up ratio from the battery port to the LED output. The use of
the tapped-inductor allows to avoid extreme duty cycles and high current stress in the components, which
reduces switching and conduction losses. Fig. 5a and Fig. 5b shows the operating waveforms in buck
and tapped boost operation modes, respectively. The proposed solution to interconnect the PV panel,
the battery and the LED port makes the power stage to feature low number of components and high
efficiency in both operating modes. The switches used to control the power flow path do not contribute
to the converters switching losses, which are the predominant source of loss at low power level.
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Fig. 5: LtL system operating waveforms (a) PV panel to battery port power flow: buck mode (b) battery
port to LED power flow: tapped boost mode.
Loss Distribution Analysis
In this section a loss performance analysis of the power stage of the proposed stand-alone LtL system is
performed. The magnetic component is determined by the specifications of the LED driver. The stage is
designed to be able to drive the LED lamp at the maximum current allowed by the LED specifications.
However, the LED lamp will be mostly driven at low current level, therefore, the coupled inductors
structure will be optimized for operation at low power range. The tapped inductor is constructed in a
n ETD29/16/10 core in material N87 from EPCOS with 7 and 35 turns for L1A and L1B, respectively.
Each of the primary layers is formed by 3 windings in parallel. The implemented winding scheme is U-
type, which helps to decrease the distance between windings to reduce the leakage inductance. However,
this arrangement will produce higher capacitive loss than the Z-type winding. This structure with partial
interleaving winding arrangement shows the best efficiency performance at low power levels compared to
the same structure with full and no interleaving and a planar magnetics ELP32/6/20 with full interleaving
arrangement [18]. The coupled inductor structure leakage inductance and stray capacitances measured
with an impedance analyzer Agilent 4294A are: Llk = 97.44 nH, Cp = 1.04 nF and Cpri−sec = 0.15 nF .
The inductor winding losses are divided into ac and dc resistive loses. The dc conduction losses are
calculated with the squared value of the dc current and the dc resistance as (1). The dc resistance is
measured with the impedance analyzer and the value for the charge and discharge intervals is 3.5 mΩ
and 81.2 mΩ, respectively. The ac conduction losses are calculated with the squared rms value of the
inductor current ac component as (2). The ac resistance is measured by using the method proposed in
[19], where the inductor core loss is measured using the resonant method proposed in [20] and separated
from the winding loss measurement. The measured ac resistance at the converter switching frequency
fsw = 100 kHz is 47.6 mΩ and 1.27 Ω for the charge and discharge intervals, respectively.
Pdccond = I
2
dc ·Rdc (1)
Paccond = I
2
rms ·Rac (2)
The core losses are calculated using Modified Steinmetz Equation (MSE) [21] as shown in (3), (4) and
(5).
PMSE = K · f (α−1)eq ·B βpk · fsw [kW/m3] (3)
feq =
2
∆B2 ·pi2 ·
∫ T
0
(
dB
dt
)2
dt (4)
∆B=
Vbat
N ·AeDT (5)
where K, α and β are the Steinmetz coefficients, fsw is the switching frequency, Bpk is the peak ac flux
density, ∆B is the peak to peak ac flux density, N is the number of turns and Ae is the effective area of the
magnetic core.
The MOSFETs selection is performed according to the required blocking voltage in each power flow
configuration. In buck mode M1 and M2 must withstand a maximum voltage determined by the PV open
circuit voltage (Voc). In tapped boost mode, the main switch must blockVDS−M2 = (nVbat+VLED)/(n+1)
and the synchronous rectifier must withstand a drain-to-source voltage VDS−M3 = (nVbat +VLED). For
the buck stage 25 V devices are selected for M1 and M2. This choice also fits the blocking voltage
requirement of the shared switch M2 in the tapped boost configuration. The synchronous rectifier selected
is a 55 V device. In a low-power system the semiconductor gate and capacitive switching losses have
a large effect on the converter efficiency, especially at low power levels. Therefore, a careful selection
of the power stage switches in terms of gate charge QG and output capacitance Coss must be carried out.
Selection of M1, M2 and M3 is performed to achieve high efficiency at low power levels by minimizing
capacitive and gate drive losses as presented in [22]. On the other hand, the power flow control devices
M4 and M5 do not contribute to the switching loss, therefore, the selected devices aim to minimize
the conduction loss. The selected MOSFETs of the power stage are: M1, M2: BSC050NE2LS, M3:
AUIRL024Z, M4: BSZ105N04NS and M5: IRFH4213.
The semiconductor devices can be evaluated by calculating the switching and conduction losses. The
conduction losses can be calculated from the devices on-resistance specified in the manufacturer datasheet.
However, the switching losses are difficult to calculate due to the circuit parasitic inductances and MOS-
FET input and output capacitances, Ciss and Coss, which are highly nonlinear. A measurement of the
energy loss as presented in [22], provides more accurate results because the device performance can be
measured at the exact operating conditions. In order to evaluate the converter switching losses a mea-
surement of the semiconductor energy loss on the tapped boost stage is performed. Fig. 6a shows the
measured switching energy loss at the turn-off event as a function of the inductor current level. Zero
turn-on energy loss is obtained in this configuration due to the leakage inductance of tapped boost struc-
ture, which delays the current transition and results in zero current switching (ZCS) turn-on conditions
as shown in Fig. 6b. However, the large leakage inductance of the partial interleaving arrangement has
a negative impact on the main switch turn-off energy loss at high current levels as it can be observed in
Fig. 6a. The semiconductor switching losses are calculated using the obtained characterization data as
shown in (6).
Psw = fsw · (Eturn−on+Eturn−o f f +Egate) (6)
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Fig. 6: Tapped boost stage (a) turn-off event measured semiconductor switching energy loss vs. inductor
current level. (b) ZCS conditions at turn-on event. Drain-to-source voltage (VGS) (2 V /div), drain current
(ID) (2 A/div) and gate-to-source voltage (VGS) (1 V /div). Time scale 50 ns/div.
where Egate corresponds to the gate drive loss in the main switch M2 and the synchronous rectifier M3,
which are measured in the characterization setup as 40 nJ and 7 nJ, respectively.
The MOSFETs conduction losses are calculated with the root mean square rms of the current and the
device on-resistance as in (7). The MOSFET channel on-resistance is extracted from the manufacturer
component datasheet at the selected gate drive voltage value VGS = 5 V and at 25◦ C operating tempera-
ture . The extracted values are 5.5 mΩ, 16 mΩ and 50 mΩ for M2, M3 and M4, respectively.
Pcond = I 2rms ·RDS−on (7)
Due to the ZCS conditions caused by the coupled inductor leakage inductance, the energy loss in the
magnetic component parasitic capacitances is not visible in the semiconductor switching loss character-
ization. This capacitive loss can be calculated using the measured stray capacitance Cpri and Cpri−sec as
shown in (8) and (9).
ECpri =
1
2
·Cpri ·
(
V 2bat +
(
Vbat −VLED
n+1
)2)
(8)
ECpri−sec =
1
2
·Cpri−sec · (nVbat +VLED)2 (9)
Fig. 7a shows the calculated efficiency loss on the coupled inductor structure as a function of the output
power level. The component losses are divided in ac and dc winding loss, core loss and capacitive
loss. The magnetic component is optimized to operate at low power level. At it can be observed, at
high power level the ac conduction loss is the predominant loss; however, at low power level, core
loss and capacitive loss need to be minimized in order to achieve high efficiency converter operation.
Fig. 7b shows the semiconductor losses as a function of the output power. These losses consist of
switching, conduction and gate drive losses. As it can be observed, the conduction loss dominates at
high power level due to the devices on-resistance. The effect of the coupled inductor leakage inductance
can be observed as an increased switching loss at high power level. At low power level, the main loss
contribution comes from the capacitive switching and gate loss. Moreover, it is noteworthy that the
converter output voltage increases with the output power due to the characteristic LED I–V curve, which
makes the converter current stress to increase faster when the output power increases, further penalizing
the conduction losses.
The buck stage loss distribution is next analyzed. Reutilization of the magnetic component is the key
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Fig. 7: Tapped boost switching cell calculated efficiency loss (a) coupled inductors L1A, L1B (b) semi-
conductors.
point of the proposed PV-LED structure. Inductor L1A is used in the buck stage, consequently, all the par-
asitic capacitances of the coupled inductor structure are reflected and affect the semiconductor switching
loss in buck operation mode. Therefore, selecting a low parasitic capacitance implementation for the
tapped boost stage reduces the capacitive switching losses in buck operation mode, which has a positive
effect on the converter efficiency at low power level. The same characterization procedure used in the
tapped boost stage is applied to the buck mode stage. The switching energy of the buck stage is mea-
sured at different input voltage levels in order to account for irradiation and temperature variations in the
photovoltaic panel. Fig. 8 shows the measurement of the turn-on and turn-off energy at different input
voltages. The turn-off energy loss at zero current level corresponds to the energy stored on the main
switch parasitic capacitance, whilst in the turn-on event represents the capacitive loss from the magnetic
structure and the synchronous rectifier output capacitance. It can be observed that the switching loss
energy increases with the photovoltaic input voltage due to the quadratic dependence of the stored ca-
pacitive energy and voltage. The gate drive loss energy is measured in the characterization setup as 40 nJ
and 26 nJ, for the main switch and the synchronous rectifier, respectively. As in the tapped boost stage,
the switching loss is calculated using (6) and the characterization data from the energy loss measure-
ment. The semiconductor conduction loss is calculated using (7) and the devices on-resistance, which
is 5.5 mΩ for the power stage M1 and M2 and 2.25 mΩ for the power flow control switch M5. Fig. 9a
shows the breakdown efficiency loss for the magnetic component in buck mode. As it can be observed,
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Fig. 8: Buck switching cell measured semiconductor switching energy loss at different input voltage vs.
inductor current levels.
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Fig. 9: Buck switching cell calculated efficiency loss (a) inductor L1A (b) semiconductors.
the core loss produces a 1 % efficiency loss @ Vin = 6.5 V and Pout = 1 W . This core loss could be
further reduced by increasing the number of turns without having a big penalty in dc conduction loss
at high power levels. However, increasing number of turns will have a negative effect on the magnetic
component ac and dc conduction loss in the tapped boost stage. Fig. 9b shows the switching, conduction
and gate loss of the buck stage. It can be observed that gate and the switching loss have a big effect on
the converter efficiency at low power levels, with 1 % efficiency loss due to each of them @ Vin = 6.5 V
and Pout = 1 W . It has to be noticed that the device selection is based on QG and RDS trade-off with
special interest on achieving a reduced gate and capacitive loss. However, due to a limited selection of
devices for low-power applications, the selected MOSFETs still possess a large die size for the selected
application, resulting in a decreased performance at low power levels.
Experimental results
In order to verify the loss distribution analysis of the proposed low-power TPC a prototype of the LtL sys-
tem is constructed. Fig. 10 shows the top and bottom sides of the experimental prototype. A low-power
mixed-signal microcontroller MSP430F5172 is selected to digitally implement the different control loops
on the power stage. The prototype is working with maximum power point tracking (MPPT) on the PV
side, constant voltage (CV) and constant current (CI) control on the battery side and dimming regulation
at the LED output port.
The efficiency is measured with 6 1⁄2 digit multimeters Agilent 34410A. The instruments are connected
and synchronized though a computer and set up with long integration time in order to ensure high fre-
quency noise filtering and good repeatability. Efficiency curves are measured for both power flow paths
as shown in Fig. 11, Fig. 12a and Fig. 12b. Fig. 11 shows the efficiency measured on the tapped boost
stage together with the calculated efficiency. The measurement is performed only on the power stage and
does not include the gate drive and control circuitry losses. The calculated total gate loss on this stage
is 4.7 mW . The input and output ceramic capacitor conduction losses are also included in the calcula-
tion although they have a low impact on the converter efficiency. A Hall effect current sensor is used
for monitoring the battery port current, which allows implementation of the different control algorithms.
This device inserts an additional dc resistance of Rdc = 4.5 mΩ which is also included in the model.
As it can be observed, the predicted efficiency shows a good match with the measured efficiency, which
validates the performed loss distribution analysis of the tapped boost stage. The partial interleaving mag-
netic structure and the reduced semiconductor parasitic capacitances make it possible to achieve high
efficiency at low power levels. In this case, a high step-up tapped boost converter with more than 97
% efficiency for output power levels in the range of 1.5 W to 5.5 W is demonstrated. Fig. 12a presents
the calculated and measured converter efficiency for the buck stage operating at Vin = 6.5 V . Equal than
before, the input and output capacitor and the Hall effect conduction losses are included, but not the gate
drive losses of the power stage, which are calculated to be 6.6 mW . An efficiency higher than 98 % is
achieved from 0.7 W to full output power, which proves the reutilization of the primary winding of the
low capacitive coupled inductor structure in a high efficient buck converter stage. Moreover, as can be
seen in Fig. 12b, the converter efficiency is further increased under low input voltage condition due to
the reduced capacitive losses and current stress. As it can be observed, the stage presents an efficiency
Fig. 10: Low-power stand-alone LtL prototype.
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Fig. 11: Measured and calculated efficiency curves of the tapped boost switching cell.
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Fig. 12: Measured and calculated efficiency curves of the buck switching cell. (a) Vin = 6.5 V (b)
Vin = 5 V .
over 99 % from 1.2 W to 4 W output power.
As shown in Fig. 2a and Fig. 2b, low irradiation level on the PV panel corresponds to low voltage oper-
ation at the input of the converter. The designed buck stage fulfill the target of high efficiency operation
at low irradiation conditions. Moreover, the LED driver stage achieves high efficiency operation at low
current drive of the LED lamp. Therefore, the proposed low-power LtL structure achieves high efficiency
operation in both power flow paths .
Conclusion
This paper presents a TPC topology for stand-alone low-power PV-LED systems, where no direct solar
conversion is required. The key design guidelines of the LtL system are discussed and a detailed loss
distribution analysis is performed. A measurement of the semiconductor switching energy loss is carried
out, which allows accurate calculation of the converter switching losses. An experimental prototype is
constructed and the efficiency measurements show very good match with the loss calculation, which
verifies the performed breakdown analysis. In locations far from the Equator, solar powered systems are
challenging due to low irradiation, and therefore, low generated power. The proposed solution features
low component number and reutilization of the magnetic structure achieving high efficiency in both
power flow paths. At low input voltage, which corresponds to low irradiation level, the PV to battery
power flow shows a peak efficiency of 99.1 % at 1.5 W output power. The tapped boost LED driver stage
presents a peak efficiency of 97.3 % at 3 W output power.
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